

FIG. 2 wireless communication device







FIG. 3 phase-locked loop 100



<u>r 15. 4</u> pulse-swallow configured divider module 116



PLL 100 with buffer







FIG. 8 timing graph



third latched signal 168

oscillation 132

first latched signal 160

second latched signal 164

second latched signal 164





FIG. 9 timing diagrams







FIG. 10B method for producing a low phase noise divided oscillation



method for producing a low phase noise divided oscillation